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Abstract— EM1 noise reduction is generally accomplished by 
three  means:  suppression  of  noise  source,  isolation  of  noise 
coupling path, and filter shielding. In this paper, another means 
of EMI noise reduction is proposed is Simultaneous switching 
noise (SSN) has become an important issue for generation of 
EMI  effect      in  the  design  of  the  internal  on  chip  power 
distribution  networks  in  current  very  large  scale 
integration/ultra large scale integration  circuits. An inductive 
model  is  used  to  characterize  the  power  supply  rails  when  a 
transient current is generated by simultaneously switching the 
on-chip  registers  and  logic  gates  in  a  synchronous  CMOS 
VLSI/ULSI circuit. An analytical expression characterizing the 
SSN  voltage  is  presented  here  based  on  a  lumped  inductive-
resistive-capacitive model. The peak value of the SSN voltage 
based on this analytical expression is within 10% as compared 
to SPICE simulations. Design constraints at both the circuit and 
layout levels are also discussed based on minimizing the effects 
of the peak value of the SSN voltage. 
Key  words—Integrated  circuit  interconnection,  on-chip 
inductance,  power  distribution  network,  simultaneous 
switching noise. 
INTRODUCTION  
For  predicting  the  EMI  behavior  of  an  integrated  circuit  it  is 
necessary to perform an di/dt-analysis. For carrying out such a 
dynamic current analysis Signal integrity is the ability of a signal 
to generate correct responses in a circuit. It generally includes all 
effects that cause a circuit malfunction due to the distortion of the 
signal waveform [1]. According to this definition, a signal with 
good integrity presents: (i) voltage values at required levels and 
(ii  )  level  transitions  at  required  times.Various  signal  integrity 
problems have been studied for high-speed gigahertz nanometer 
System-on-  Chip  .  The  most  important  ones  are:  (a)  crosstalk 
(signal  distortion  due  to  cross  coupling  effects 
betweensignals)[2,3];  (b)  overshoot/undershoot  (momentarily 
signal  rising/decreasing  above/below  the  power  supply  voltage 
(VDD ) and ground (VSS )  lines [4,5]; (c) reflection (echoing 
back  a  portion  of  a  signal,  at  high-  frequency  circuits,  where 
interconnections  behave  as  transmission  lines);  (d) 
electromagnetic  interference  –  EMI  (resulting  from  antenna 
properties)  [6,7];  (e)  power-supply  noise  [8,9];  and  (f)  signal 
skew (delay in arrival time to different receivers) [10-12].  For 
consider the specific CMOS design it is absolutely necessary to 
do at first an extraction of the parasitic elements of the power 
supply  lines.  The  parasitic  elements  in  combination  with  the 
supply currents cause voltage drops on the supply lines. The static 
currents cause so called IR-drops at the resistors and the dynamic 
currents  cause  voltage  drops  VL=L  di/dt  at  the  inductors.  This 
could be validated by performing a circuit simulation of a CMOS 
gate which is connected to VDD via a supply line. The values for 
the inverter as well as for the line were taken from  nanometer 
technology  process.  The  trend  of  next  generation  integrated 
circuit (IC) technology is toward higher speeds and densities. The 
total capacitive load associated with the internal circuitry is there- 
fore  increasing  in  both  current  and  next  generation  very  large 
scale  integration  (VLSI)  circuits  [13]–[15].  As  the  operating 
frequency  increases,  the  average  on-chip  current  required  to 
charge (and discharge)these capacitances also increases, while the 
time  during  which  the  current  being  switched  decreases. 
Therefore,  a  large  change  in  the  total  on-chip  current  occurs 
within a short period of time. The primary sources of the current 
surges  are  the  input/output  (I/O)  drivers  and  the  internal  logic 
circuitry, particularly those gates that switch close in time to the 
clock  edges.  Because  of  the  self-inductance  of  the  off-chip 
bonding wires and the on-chip parasitic inductance inherent to the 
power  supply  rails,  the  fast  current  surges  result  in  voltage 
fluctuations in the power supply  network [16], which is called 
simultaneous  switching  noise  (SSN)  or  delta-I  noise.  Most 
existing research on SSN has concentrated on the transient power 
noise caused by the current through the inductive bonding wires 
at the I/O drivers [17]–[21]. However, SSN originating from the 
internal circuitry is becoming an important issue in the design of 
very  deep  sub  micrometer  (VDSM)  high-performance 
microprocessors  [15],  [22].  This  increased  importance  can  be 
attributed to fast clock rates, large on-chip switching activities, 
and large on-chip current, all of which are increasingly common 
characteristics of a VDSM synchronous inte- grated circuit. For 
example, at gigahertz operating frequencies and high integration 
densities, power dissipation densities are expected to approach 20 
W/cm [23], [24], a power density limit for an air-cooled packaged 
device. Such a power density is equivalent to 16.67 amperes of 
current for a 1.2 V power supply in a 0.1 m CMOS technology. 
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wide  and  1-  m-thick  Al-Cu  interconnect  plane,  the  average 
current  density  is  approximately  1.63  mA/  m  .  For  a  standard 
mesh structured power distribution network, the current density is 
even greater than 1.63mA/ m . For a 1-mm-long power bus line 
with a parasitic inductance of 2 nH/cm [25], if the edge rate of the 
current  signal  is  on  the  order  of  an  overly  conservative 
nanosecond,  the  amplitude  of  the  noise  is  approximately  0.35 
volts.  This  peak  noise  is  not  insignificant  in  VDSM  CMOS 
circuits. Therefore, on-chip SSN has become an important issue 
in  VDSMintegratedcircuits.On-chipSSNaffectsthe  signaldelay, 
creating delay uncertainty since the power supply level tempo- 
rally  changes  the  local  drive  current  [26].  Furthermore,  logic 
malfunctions  may  be  created  and  excess  power  may  be  dis- 
sipated due to faulty switching if the power supply fluctua- tions 
are sufficiently large [27], [28]. On-chip SSN must there- fore be 
controlled or minimized in high-performance integrated circuits. 
An analytical expression characterizing the on-chip SSN voltage 
is presented here based on a lumped model characterizing the on-
chip power supply rails rather other a single inductor to model a 
bonding wire. The MOS transistors are characterized by the th 
power law model [29], which is a more accurate device model 
than the Shichman–Hodges model for short-channel devices [30]. 
The  SSN  voltage  predicted  by  the  analytical  expression  is 
compared to SPICE. The waveform describing the SSN voltage is 
quite close to the waveform obtained from SPICE simulation. The 
peak  value  of  the  SSN  is  within  10%  of  SPICE.  Circuit-level 
design  constraints,  such  as  the  number  of  simultaneously 
switching logic gates connected to the same power supply rail, the 
drive current of the logic gates, the input transition time, and the 
magnitude of the power supply are related to the peak value of the 
SSN.  For  a  specific  parasitic  inductive-resistive-capacitive 
impedance  of  the  power  supply  rails,the  analytical  expressions 
presented here provide guidelines for designing the on-chip power 
distribution network. An analytical expression of the on-chip SSN 
voltage  is  de-  scribed  in  Section  II.  A  discussion  of  the 
dependence of the on-chip SSN voltage on the load capacitance, 
and related circuit and layout level constraints are presented in 
Section III followed by some concluding remarks in Section IV. 
II. SIMULTANEOUS SWITCHING NOISE VOLTAGE 
The  power  supply  in  high  complexity  CMOS  circuits  should 
provide sufficient current to support the average and peak power 
demand  within  all  parts  of  an  integrated  circuit.  An  inductive, 
capacitive,  and  resistive  model  is  used  in  this  section  to 
characterize  the  power  supply  rails  when  a  transient  current  is 
generated by simultaneous switching of the on-chip registers and 
logic  gates  within  a  synchronous  CMOS  circuit.  The  short-
channel MOS transistors are modeled as nonlinear devices and 
characterized by the th power law model, which is more accurate 
than the alpha power law model in both the linear region and the 
saturation region [26]. A CMOS logic gate in this discussion is 
modeled  as  a  CMOS  inverter.  The  power  supply  rail  is 
characterized by a lumped model. The input signal is assumed to 
be a fast ramp.  
assumption of a fast ramp input signal [31].  
   
Fig. 1. An equivalent circuit for analyzing the SSN of an on-
chip CMOS inverter 
 
Fig. 2. SSN within a ground rail. 
Theequivalent circuit depicted in Fig. 1 is used to characterize the 
SSN voltage on the power supply rails. The current through the 
PMOS transistor with a rising input signal, i.e., the short-circuit 
current, is  neglected in this  discus-  sion  when determining the 
SSN voltage on a ground rail based on the assumption of a fast 
ramp input signal [31]. The equivalent circuit therefore simplifies 
to the circuit shown in Fig. 2. and are the parasitic inductance, 
capacitance, and resistance of the ground rail, respectively. The 
input signal is for (1) After the input voltage reaches , the NMOS 
transistor turns ON and begins to operate in the saturation region.   International Journal of Engineering Research                                                 (ISSN : 2319-6890) 
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It is assumed that the NMOS transistor  remains in the saturation 
region before the input signal transition is completed. The current 
through the NMOS transistor (2), the parasitic inductance ( ), and 
the SSN voltage ( ) are given, respectively, as  
 T
in
t
v   vdd       for        T t   0   ------(1) 
 I N Bn(Vin-VTN-Vs)
n-------------------------- (2) 
Vs=R Vss IL+LVss(dIL/dt)------------------------(3) 
Il=IN-CVss(dVs/dt)  ------------------------------- (4) 
Assuming that the magnitude of is small as compared to , can be 
approximated as 
IN≈Bn(Vin-VTN)
n-(dIN/dVgs)Vs------------         (5) 
Rewriting (5) 
 
is  a  function  of  ,  i.e.,  for  the  case  of  an  inverter.  In  order  to 
simplify  the  derivation,  is  approximated  using  equal  to  0.5  . 
Combining (4) –(6)F1 is a function of VGS   
LVssCVss(d
2Vs/dt
2)+(RvssCVss+LVssf1)(dVs/dt)+(RVssf1+1)Vs   R 
VssBn(Vin-VTN)
n+LVss d/dt[Bn(Vin-VTN)
n]----- (7) 
1
st term of LHS in eq(7)neglected and rest of two terms leads to 
(Rvss  CVss+LVss  f1)(dVs/dt)+(RVssf1+1)Vs   R  V ssBnV
n
dd(t/Tr-
Vn)
n+L VssBnV
n
dd/Tr[(t/Tr-Vn)
n-1--------------(8) 
where .No closed form solution of this differential equation exists 
due  to  the  non  integer  value  of  and    In  order  to  derive  an 
analytical  expression  for  the  differential  equation,  and  are 
approximated by a polynomial expansion to the fifth order, where 
the average error is less than 3% 
 
 
---------------------------------(9) 
Vn
Tr
t
   ,where ai,bi  are i=0,1,2,3,4 and 5 
Note that and for are independent of the input transition time . 
The solution of the SSN voltage is for 
  
 
e c v
r Tn t
s
) / ) (
0 1 (

--
--------------------(10) 
For  T T r n t     where    (Rvss CVss+LVss f1)/ (RVssf1+1)Tr---
----------------------------------------(11) 
Tn=(VTn/Vdd)Tr=VnTr------------------------------(12) 
These  coefficients  are    Coefficients  are 
6
5
5
4
4
3
3
2
2
1 0 0 120 21 6 2       A A A A A A c      
5
5
4
4
3
3
2
2 1 1 120 21 6 2      A A A A A c     
4
5
3
4
2
3 2 2 60 12 3     A A A A c      
3
5
2
4 3 3 20 4    A A A c   
2
5 4 4 5   A A c   , 
 5 5 A c  ------------------------------(13) 
Here Ai for i=0,1----5 are Simultaneous switching noise results is  
Ai= [(R VssBnV
n
dd.)Tr/(Rvss CVss+LVss f1)]ai+ [(L VssBnV
n
dd) /(Rvss 
CVss+LVss f1)] bi--                  (14) 
where  and  are  defined  in  (9).  The  SSN  voltage  reaches  a 
maximum when the input voltage completes the transition, i.e.,Vs 
max 
=   
 
e c v
r Tn Tr
s
) / ) (
0 1 (

------------(15) 
where . The SSN voltage on a ground rail as predicted by (10) is 
compared to SPICE in Fig. 3 for a single CMOS inverter with m, 
m, and pF based on a CMOS technology. The  thick solid line 
represents the analytical prediction and the thin line represents the 
results from SPICE simulations. During the time period from to , 
the analytical result agrees quite closely with SPICE (the error is 
less than 10%).   International Journal of Engineering Research                                                 (ISSN : 2319-6890) 
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Fig. 3. SSN voltage on the ground rail for a single 
switching logic gate with L =2nH, R =5, C =0 :1 pF,  = 29ps, 
and = 200 ps 
 
Fig. 4. SSN voltage on a ground rail for 500 simultaneously 
switching logic gates with L =2nH, R =5 , C =0 :1 pF,  = 
29ps, and = 200 ps. 
 
Fig. 5. The simultaneous switching voltage on a power rail 
with L =2nH, R =5 , C =0 :2 pF,  = 39ps, and = 200 ps. 
This  analysis  is  based  on  a  single  inverter.  If  simultaneously 
switching logic gates are connected to the same ground rail, the 
total SSN voltage can be obtained by substituting for in (11) and 
(14). Note that all for are proportional to , , and . Therefore, the 
SSN  voltage  in-  creases  with  the  number  of  simultaneous 
switching logic gates , the input slew rate , and the drive current 
of the logic gates . The analytical prediction of the SSN voltage 
for five hundred simultaneously switching CMOS inverters with 
m,  m,  and  pF  is  compared  to  SPICE  in  Fig.  4, 
exhibitinglessthan7%error.Duringthetimeintervalfrom  to  ,  the 
analytical evaluation accurately models the results from SPICE 
simulations.  Similarly,  the  analytical  expression  for  the  SSN 
voltage  on  the  power  rail  can  be  derived  based  on  this  same 
procedure.  An  estimate  of  the  SSN  voltage  on  the  power  rail 
based on the model presented in [20] is less accurate because an 
assumption  that  is  close  to  one  is  made.  This  assumption  is 
appropriate for short-channel NMOS transistors, but the value of 
in  a  short-channel  PMOS  transistor  is  higher,  typically  in  the 
range  of  1.5  to  1.8  (it  is  1.68  in  the  target  0.5  m  CMOS 
technology). A comparison of the SSN voltage on the power rail 
is shown in Fig. 5. The effect of the carrier velocity saturation on 
a PMOS transistor is small as compared to an NMOS transistor. 
There- fore, the prediction based on the model presented in [20] 
cannot approximate the SSN voltage on the power rail as shown 
in  Fig.  5.  Note  that  the  analytical  expression  presented  here  
accurately predicts the SSN on the power rails. The coefficients 
for the polynomial expansion in (9) are listed in Table I with and . 
The peak value of the SSN as compared to SPICE is shown in 
Fig.  6  with  parameters    m,  m, 
andpF.ThethinlinerepresentsthepeakvalueofthepredictedSSNbase
d on the analytical expression described by (15). The dotted line 
describes  the  results  derived  from  the  SPICE  simulations.  The 
accuracy of the analytical prediction is within 10% as compared 
to SPICE. The peak SSN voltage based on (15) is compared to 
SPICE for different conditions, as illustrated in Tables II and III 
for both the ground and rails, respectively, with m, m, and the 
input  transition 
timeps.Notethatthemaximumerroroftheanalyticalexpression  is 
within 10%. 
 
Fig. 6. The peak value of the SSN voltage with L =2nH, R 
=5, C =0 :1 pF, and = 200 ps. 
 
 
 
 
TABLE  I  POLYNOMIAL  EXPANSION  COEFFICIENTS  OF      CMOS 
TECHNOLOGY   International Journal of Engineering Research                                                 (ISSN : 2319-6890) 
  Volume No.2, Issue No. 7, pp : 424-431                                                 01 Oct. 2013 
IJER@2013  Page 428 
 
 
TABLE II COMPARISON OF PEAK SSN VOLTAGE ON THE GROUND 
RAILS,NUM  IS  THE  NUMBER  OF  SIMULTANEOUSLY  SWICHING 
LOGIC GATES 
 
TABLE  III  COMPARISON  OF  PEAK  SSN  VOLTAGE  ON  THE  V 
RAILS,NUM  IS  THE  NUMBER  OF  SIMULTANEOUSLY  SWICHING 
LOGIC GATES 
 
 
III. DISCUSSION  
The dependence of the peak SSN voltage on the capacitive load is 
described in sub section . Circuit and layout level    constraints 
related to the peak SSN voltage are discussed in subsec- tions and 
, respectively. 
A. Capacitive Load 
The  NMOS  transistor  is  assumed  here  to  operate  in  the  satu- 
ration region before the input transition is completed. This as- 
sumption depends upon the input transition time, the capacitive 
load, and the device transconductance. Vemuru notes in [8] that 
the peak value of the SSN voltage depends on the capacitive load. 
The time when the NMOS transistor leaves the saturation re- gion 
is 
Tsat=(Cl/BnVdd+)(Vdd-VDsat)+[(Vn+n)/1+n]Tr----(16) 
where  is  the  drain-to-source  sat-  uration  voltage.  If  ,  the 
assumption that the NMOS transistor operates solely within the 
saturation  region  before  the  input  transition  is  completed  is 
appropriate.  This  constraint  can  be  expressed  as(17)The 
dependence of the peak SSN voltage on the load ca- pacitance is 
shown  in  Fig.  7  with  m  and  m.  The  right  side  of  the  vertical 
dashed line , i.e., Re- gion II, satisfies the constraint defined by 
(17).  The  horizontal  dashed  line  represents  the  analytically 
predicted peak simulta- neous switching voltage. The accuracy of 
the analytical expres- sion in Region II is within 10%. Therefore, 
if the load capaci- tance and the input transition time satisfy the 
constraint  defined  by  (17),  the  analytical  prediction  accurately 
estimates the peak SSN voltage. 
Cl≥[(1-Vn)BnVdd
n)/(1+n)(Vdd-VDsat)](Tr)-----(17) 
 
Fig.7.DependenceofthepeakSSNvoltageontheloadcapacita
ncewith = 200 ps. 
B. Circuit-Level Constraints 
The  SSN  voltage  should  be  less  than  a  target  for  a  circuit  to 
operate  properly.  Circuit  design  parameters,  such  as  the  input 
transition time , the drive current of each logic gate , and the   International Journal of Engineering Research                                                 (ISSN : 2319-6890) 
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number of simultaneously switching logic gates connected to the 
same power supply rail , can be determined based on 
Vsmax(m,Bn,Tr)≤ Vc---------------(18) 
where is defined in (15).For example, the maximum number of 
simultaneously  switching  logic  gates  connected  to  the  same 
power supply 
rail can be determined based on this constraint. Assume that V. 
The  maximum  number  of  switching  logic  gates  for  different 
conditions is shown in Fig. 8. is the condition of ps and m, is the 
condition of ps and m, and is the condition of ps and m and are 
the maximum number of switching logic gates for  
  
Fig. 8. The maximum number of simultaneously switching 
logic gates with L =2nH, R =5 , and C =0 :1 pF. V is the 
voltage target, C1:  = 200 ps, W =3 :6 m, C2:  = 400 ps, W 
=3 :6 m, and C3:  = 200 ps, W =1 :8 m. 
 
Fig. 9. Peak SSN as a function of the input transition time. 
Note the limiting constraints on the input transition time 
for different number of simultaneously switching gates, 
Num = 1000; 1500; and 2000 
eachcase,respectively.TheonchipSSNvoltageresultsfromtheparasit
icinductance of the power rails and the large current surges within 
a short period of time. Therefore, the peak SSN voltage increases 
as the input transition time decreases. The constraint of the input 
transition  time  is  shown  in  Fig.  9  for  different  number  of  si- 
multaneously  switching  gates,  e.g.,  1000,  1500,  and  2000  and 
3000 with(1,2) nH, ,(0.1 pF,) and m( ps, ps, and ps are the limits 
of the input transition times for each condition, respectively. If the 
number of simultaneously  
Fig. 10. Dependence of the peak value of the SSN on the 
power supply with m = 10 , L =2nH,R=5 , C =0 :1 pF, and = 
200 ps. 
switching  logic  gates  increases,  the  input  slew  rate  should  be 
decreased in order to decrease the maximum SSN voltage. The 
peak noise values for different input transition times with nH, , 
and pF are listed in Table IV, note that for a very short input 
transition time, i.e., 20 ps, the analytical model still pro- vides an 
accurate  estimation  of  the  peak  noise.  The  analytical  error  is 
within 8% as listed in Table IV. Also note that the SSN voltage is 
proportional to the th power of the supply voltage.Therefore, the 
normalized si-multaneous switching voltage is proportionaltothe , 
power of the supply voltage , permitting the supply voltage to be 
reduced in order to decrease the SSN voltage. The dashed line 
shown in Fig. 10 represents the normalized peak value of the SSN 
voltage and the solid line repre- sents the absolute value of the 
peak SSN. 
C. Layout-Level Constraints  
The  peak  SSN  can  be  controlled  by  reducing  the  parasitic 
inductance of the power supply rails. The parasitic inductance , 
resistance  ,  and  capacitance  of  the  power  supply  rails  can  be 
determined from the physical geometries of the layout, i.e., the 
width,  thickness  ,  length,  and  spacing  of  the  power  supply 
rails.Extraction  of  the  parasitic  impedance  of  the  on-chip 
interconnect is currently an important research topic [20]–[22]. 
However,  if  compact  models  characterizing  the  parasitic 
impedance of the power supply rails are available, guidelines such 
as presented in (19) for designing the on-chip power distribution 
network can be developed. By combining both of the constraints 
represented by (18) and (19), the peak SSN voltage for a circuit to 
operate  properly  can  be  determined.  The  parasitic  inductance  of  the 
power rails is proportional to the length of the power rails. Even though 
the dependence of the parasitic inductance on , , and are not available, the 
length  of  the  power  rail  can  be  determined  based  on  the  par-  asitic 
impedance  per  unit  length.  The  constraint  of  the  power  rail  length  is 
shown in Fig. 11 for different conditions assuming 1500 simultaneously 
switching logic gates.    International Journal of Engineering Research                                                 (ISSN : 2319-6890) 
  Volume No.2, Issue No. 7, pp : 424-431                                                 01 Oct. 2013 
IJER@2013  Page 430 
 
 
Fig. 11. Peak SSN as a function of the length of the power 
rails. Note the limiting constraints on the length of the 
power  rails  with  1500  simultaneously  switching  logic 
gates. 
 CONCLUSION  :  An  analytical  expression  characterizing 
electromagnetic  interference  in  sense  of    the  SSN  voltage  in  VDSM 
CMOS  circuits is  presented  in  this  paper.  This  expression  provides a 
method for evaluating SSN voltage at the system level. The analytically 
derived waveform characterizing the on-chip SSN voltage is quite close 
to  SPICE.  The  predicted  peak  on-chip  SSN  voltage  based  on  the 
analytical expression is within 10% as compared to SPICE. Circuit- and 
layout-level design constraints for the power distribution network have 
also been briefly discussed which will be extending the work for IR drop 
in dynamic power grid in vlsi/ulsi circuits by analytical  em modeling or  
simulation . 
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